NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_EMC_38

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_EMC_38

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SEMC_DATA14 of instance: semc

1 (ALT1): Select mux mode: ALT1 mux port: FLEXPWM2_PWMA00 of instance: flexpwm2

2 (ALT2): Select mux mode: ALT2 mux port: LPUART5_TX of instance: lpuart5

3 (ALT3): Select mux mode: ALT3 mux port: MQS_LEFT of instance: mqs

4 (ALT4): Select mux mode: ALT4 mux port: LPSPI4_PCS3 of instance: lpspi4

5 (ALT5): Select mux mode: ALT5 mux port: GPIO3_IO06 of instance: gpio3

6 (ALT6): Select mux mode: ALT6 mux port: ENET_RDATA02 of instance: enet

7 (ALT7): Select mux mode: ALT7 mux port: USDHC1_CD_B of instance: usdhc1

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_EMC_38

Links

() ()